The downscaling of CMOS technology gives rise to a myriad of nanoscale effects. At the same time, power density and thus heat generation increases. The aim of this paper is to evaluate the feasibility of both analogue and digital temperature sensors in nanoscale CMOS using the Berkeley Predictive Technology Model (BPTM) for 65nm. For the oscillator-based digital sensor presented, a sensitivity of 1.86MHz/°C is achieved. The analogue sensor achieves a sensitivity of 1.7mV/°C.
Introduction
As current CMOS Integrated-Circuit components have reached nanometre scales, high transistor density gives rise to higher power densities, resulting in excessive heat generation (1) . This influences transistor characteristics, which can lead to reduced system performance or even false results. Furthermore, high temperatures have a direct impact on system reliability as the system is prone to electromigration and dielectric or junction breakdown.
Temperature affects transistor behaviour (2, 3) . In terms of circuit architecture, in those areas where switching is more frequent, heat generation is higher, which raises the temperature locally ('hot spot'). This non-uniform temperature distribution results in different signal delays across the chip, possibly rendering data processing lengthier than the clock phase and inducing errors.
Temperature is expected to be the limiting factor to Moore's law in the near future (1) . Real-time adaptive circuitry is hence required, supported by on-chip temperature sensors. This paper evaluates whether some current analogue and digital thermal sensing concepts are feasible in nanoscale CMOS.
Preliminaries

Temperature effects
Two major impacting parameters on MOSFET performance under temperature variations are carrier mobility and threshold voltage.
Carrier mobility In general, the mobility of holes and electrons depends on several scattering mechanisms. When considering the temperature range of interest (0-100°C), three of them are relevant (4); surface-roughness scattering, phonon scattering and Coulomb scattering. In sub-threshold operation and weak inversion, Coulomb scattering and phonon scattering dominates. As temperature increases, phonon scattering strengthens, whereas Coulomb scattering weakens. Eventually, the doping concentration will determine the slope of the carrier mobility as a function of temperature. For high doping levels (>10 19 cm -1 ), Coulomb scattering dominates and the slope is positive. For lower doping levels, mobility is determined by phonon scattering and mobility goes down as temperature increases.
In strong inversion, mobility effects are mainly due to phonon scattering and surfaceroughness scattering. The latter does not change significantly over temperature and thus temperature dependence of mobility in strong inversion is dominated by phonon scattering. Mobility goes down as temperature increases.
Threshold voltage Several interrelated parameters used to determine the threshold voltage V th are dependent on temperature T. Among others, Fermi level, band gap and charge carrier concentrations are affected by temperature change (5). However, one usually approximates threshold voltage as a linear function of temperature given in equation [1] (6,7). The slope α vt is expected to be in the range 1-4mV/°C, but it goes down for lower supply voltages (7) . T 0 is the temperature at which model parameters are extracted. Figure 1 shows the temperature dependence of the threshold voltage of an inverter in a fan-out 4 (FO4) setup. Threshold voltage varies with temperature and drains-source voltage V DS . Consequently, the drain-source current I DS also varies, which has a big influence on the delay of logic gates. As to be seen in Figure 2 , drain-source current I DS goes down with temperature. Further, PMOS transistors show a significantly higher dependency on temperature than NMOS transistors. Figure 2 . Drain-source current in dependence of the temperature (65nm BPTM)
Scaling effects
Smaller alignment margins, higher doping levels, closer device proximity, larger perimeter-to-area ratios and thinner dielectric layers imply higher failure rates of transistors and thus lower circuit reliability.
The decrease in channel length implies that the source-body and drain-body depletion region occupy a larger fraction of the space-charge region controlled by the gate voltage. On top of that, when the drain voltage V DS increases, the reverse biased drain-body depletion region extends further into the channel area, rendering the effective gate shorter. Eventually, also the energy barrier from source to gate will be lowered, favouring majority carriers into the channel. This results in a reduced threshold voltage (10) . The difference is shown in Figure 1 for both V DS = 0 and V DS = V DD = 900mV.
Random dopant fluctuations in the channel cause a significant variation in threshold voltage. One-micron technology had thousands of dopant atoms in the channel, whereas 65nm-technology only incorporates several hundred (3), and small variations in the amount of dopant atoms become significant.
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Leakage power
With the supply voltage going down, the threshold voltage has to be scaled down as well to avoid reducing performance. Unfortunately, such scaling increases significantly the sub-threshold leakage current and thus the leakage power dissipation. Typically a reduction of the threshold voltage of 85mV increases the sub-threshold leakage current by a factor 10 (10).
See for further reading, extensive reviews of nanoscale effects given by Narendra (10) and Wong (11) .
State of the art
Measuring temperature 'on chip' generally involves a digital output, which can be read out directly by e.g. a microprocessor. Both analogue and digital temperature sensors can be summarized in a simple block scheme, as presented by Chen (12) .
A smart analogue temperature sensor has three basic elements, as shown in figure 3 . The temperature sensor is supposed to have a high dependency on temperature, whereas the reference should be insensitive to temperature changes. An analog-to-digital converter (ADC) provides a digital output extracted from the voltage-or current difference between sensor and reference.
The digital counterpart relies on a temperature-to-time generator in the form of a delay line or ring oscillator with a high temperature dependency. The temperature information is captured in a pulse-width modulated or frequency modulated signal and converted into a digital representation of temperature by e.g. a counter. This is schematically drawn in Figure 4 . 
Ring oscillator
The implemented temperature-to-time generator bases on a ring oscillator. Doing so, the number of output pulses has to be counted for a fixed period of time, rather than the width of one single output pulse in the case of a delay line. The next step is to find the type of gate most suitable for this ring oscillator
In a gate library corresponding to a given technology, standard cells as inverters, NANDs, NORs et cetera are available. Mostly, the width of NMOS transistors (W n ) and the width of PMOS transistors (W p ) are optimized for equal rise and fall slope of the output.
The use of these standard cells leaves little room for maximization of delay, as desired for a ring oscillator. The design of custom gates is therefore considered. In the end, the goal is to maximize the first-order frequency variation to temperature, ∆F/∆T. As this value increases, the requirements to the subsequent counter become easier to meet.
To compare the logic gates, the temperature range is set to 0-100°C with a maximum oscillating frequency F = 500MHz. Furthermore, transistors widths are restricted to have maximum width of 2µm to prevent exorbitant transistor widths. To design custom gates which lead to higher circuit delay, both scaling the width of the transistors and the ratio W p /W n are investigated.
The most straightforward ring oscillator is a chain of inverters with standard threshold voltage. The ratio W p /W n in an inverter is close to 2, to make up for the lower mobility of holes compared to electrons at the doping levels practiced in sub-micron technologies.
Scaling the width of all transistors while keeping ratio W p /W n fixed and equal to 2 shows a minimum delay around W n = 400nm and W p = 800nm. To maximize delay, transistors should be either wider or narrower. For both power and area, the gates should thus be as small as possible, W n = 65nm and W p = 130nm. Using 63 cascaded inverters, the oscillator meets the maximum frequency specification with minimum amount of gates and reaches a sensitivity of ∆F/∆T = 1.761MHz/°C. This and other standard gates are summarized in Table 1 . In a subsequent step, transistors with high (hvt) and low (lvt) threshold voltage were analyzed. From the standard gates in Table 1 , the NOR3 and NAND-NOR2 have the highest sensitivity to temperature. The first uses less power, the latter uses less area. Variations inherent to nanoscale CMOS are not taken into account. On the other hand, the number of gates averages the variations to some extent.
When designing custom gates, one has the freedom to vary the dimensions of the transistor. In this paper the influence of ratio W p /W n is evaluated. The delay of an inverter chain with a range of W p from 65nm to 2um is simulated, keeping W n fixed at 500nm. This gives minimum delay for a ratio of 1.3. For W p << W n and W p >> W n , the delay of the inverter chain increases drastically. Another suggestion is to alternate the ratio in such a way that a small PMOS transistor has to charge the input capacitance of a big NMOS transistor and vice versa. This cascade of inverters with alternating ratios is named 'alternating ratio' in Table 1 . Table 1 shows that the inverter chain with W p << W n has a very high sensitivity, but at the cost of area. The alternating ratio chain has a high sensitivity as well, but remarks have to be made here. The signal coming from this chain is a pulse with a width of about 1ns, while withdrawing almost 1mA peak current from the power supply. 
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Analogue sensor
The goal of this section is to analyze the analogue sensor proposed by Sasaki (13) in a 65nm technology ( figure 5 ). During operation, the two branches are biased by a PMOS current mirror. An error amplifier adjusts this bias current such that V out1 equals V out2 . Hence, the sensor settles at a point where both voltage and current are exactly the same for both branches. This introduces an operating point that shifts with temperature, as depicted in Figure 6 . Firstly, the proposed sensor is implemented in the 65nm BPTM technology with the ratios suggested by Sasaki (see figure 5 ), using transistors with standard threshold voltage and a supply voltage of 1V. The sensitivity achieved with these ratios is ∆V/∆T = 1.5mV/°C.
Variation of parameters shows room for improvement. First of all, the supply voltage is reduced to 900mV, the same as in the digital design. Maximizing the widths of M2 (W 2 ) and M3 (W 3 ) has a positive influence on linearity, as V out2 goes up and intersects with the more linear part of V out1 . Variation of both lengths L 2 and L 3 changes the slope of V out2 in the origin. When both are set to 94nm, this slope is the highest. For any other value, the slope at the origin will decrease. Possible explanation for this might be that short channel effects are no longer negligible for gate lengths smaller than 94nm. Widening of transistors M 0 and M 1 implies scaling the current through both transistors and increasing power while losing linearity. Adjusting L 0 and L 1 only affects V out1 . This adjustment is also closely related to bias voltage V gs0 . In all cases, V gs0 should not be below threshold voltage to keep transistor M 0 in saturation. Maximizing L 0 and L 1 ensures this. By altering V gs0 , sensitivity and linearity can be interchanged.
After this rough optimization, a sensitivity of 1.7mV/°C is achieved. The actual parameters are enlisted in Table 2 . The output is plotted for several temperatures in Figure 6 . 
Comparison
The most important parameters to be compared are performance, power consumption and footprint. In this paper, performance is mainly characterized by sensitivity to temperature. Further research is necessary to take into account the linearity of the sensors, total effort including peripherals and sensitivity to parameter variations inherent to nanoscale CMOS. The achieved sensitivities impose requirements to the peripherals, such as a frequency divider and/or counter in the digital case. Equivalently, a bias voltage source, error amplifier and ADC are peripherals to be considered in the analogue case. These peripherals have a major influence on both power and area.
Compared to recent work, the simulated digital sensor reaches sensitivities greater than 1.8MHz/°C, where recent work in 180nm CMOS reports 1MHz/°C (14) . The analogue sensor that was implemented, obtained a sensitivity of 1.7mV/°C compared to 1.8mV/°C for the original design by Sasaki (13) in 90nm CMOS. Both sensor architectures can be almost unaltered employed in 65nm technology, suggesting even increased performance. 
Conclusion
Scaling down CMOS technology implies both increase of heat generation and higher parameter spread. The aim of this paper was to evaluate if temperature sensors as used in today's integrated circuits still fulfil the needs regarding sensitivity. Two sensor concepts have been implemented using the Berkeley Predictive Technology BSIM4 Model for 65nm with a supply voltage of 900mV. The digital sensor has a sensitivity of 1.8MHz/°C, the analogue sensor obtains 1.7mV/°C. Comparing the sensitivities to recent work in deep submicron technology shows that both concepts are viable in 65nm CMOS technology.
